We have developed an advanced detection approach with parity-check (PC) codes and post-processing for optical recording channels. In seeking the advanced detection approach, we investigated different types of PC codes, existing as well as new. We developed a novel remedy scheme to minimize the miscorrection of error events that are split across codeword boundaries. Simulation shows that the performance of the developed PC codes approaches the corresponding bit-error-rate bounds, at both nominal density and high density.
I. INTRODUCTION

I
N recent years, the parity-check (PC) codes and post-Viterbi error correction processing based detection approach [1] has found wide acceptance in magnetic recording systems since it can correct dominant short error events at the channel detector output using only a few parity bits, and thereby significantly reduce the correction capacity loss of the error correction code (ECC). In this paper, we propose various PC codes in conjunction with improved post-processing for constrained optical recording systems (i.e., Blu-ray disc (BD) [2] or high-definition digital versatile disc (HD-DVD) [3] ). In the study, we assume that the optical read-out is linear and use a generalized Braat-Hopkins model [4] to describe the channel. In the model, the quantity , which is the optical cutoff frequency normalized by user bit rate , is a measure of the recording density. In this paper, cutoff frequencies and are considered. These choices represent recording systems with nominal density and high density, respectively, according to current standards. A Viterbi detector (VD) that is matched to a 7-tap optimized channel partial response (PR) target is used as the channel detector [5] . The additive channel noise before equalization is assumed to be Gaussian and white. The variance of the channel noise is determined by the user signal-to-noise ratio (SNR) defined as and , where is the noise power in the user bandwidth, is the code rate of the PC code, and is the channel symbol response for and . The above definitions of SNR and channel response help to fairly reflect the impact of code rate in the system performance evaluation.
II. PARITY-CHECK CODES
A. Cyclic Redundancy Check Codes
Cyclic redundancy check (CRC) codes are effective and simple PC codes for error detection, and are defined by their generator polynomials . The suitability of different PC codes for a given channel and detector is determined by the error event distribution at the detector output. Using the theoretical [5] , we can identify dominant error events at the VD output. Table I lists the first six dominant error events in nonreturn-to-zero (NRZ) format and with descending order of probabilities, for and . Also listed are the capabilities of selected CRC codes in detecting these error events. In the table, a " " denotes that the error event can be detected by the corresponding PC code, a " " denotes that the error event cannot be detected by the corresponding PC code. Observe that dominant error events in optical recording systems differ from those in magnetic recording. The event is the most dominant error event at high SNR or high recording density. By using three or more parity bits, we can detect all the error events listed in Table I .
When the parity-check constraint is imposed on constrained coded data sequences, an additional code rate loss will be incurred. For the rate codes [2] , [3] used for BD and HD-DVD, the minimum overhead is 1.5 channel bits per parity bit. A good combination of PC codes with codes, such as the combi-code of [6] , may achieve this minimum overhead. Therefore, we assume that each parity bit requires the minimum overhead of 1.5 channel bits. Let there be parity bits per codeword of length . Then, the overall rate with parity-check coding is . For the sake of simplicity, our study does not include an explicit constrained PC encoder. Instead, we model the PC codes by assuming that the parity bits for each codeword are known at the receiver. This is done by generating the syndrome for each codeword in a "data-aided" mode.
B. New Parity-Check Codes
Parity-check coding focuses on the dominant error events at the detector output. Clearly, the first dominant error event 0018 -9464/$20.00 © 2005 IEEE cannot be detected by the conventional single-bit even PC code with . Therefore, we propose a new single-bit PC code with parity-check matrix given by . It is easy to verify that this code can detect the event occurring at any position in the data sequence. Moreover, it can also detect the events listed in Table I , at specific positions of the data sequence. The proposed new single-bit PC code also facilitates the design of a two-level hierarchical parity-check coding scheme.
To enhance error detection and correction beyond the single-bit PC codes, multiple-bit PC codes need to be used. We model multiple-bit constrained PC codes by assuming a minimum rate loss of 1.5 channel bits per parity bit. However, for systems where such efficient constrained PC codes are difficult to construct, a hierarchical parity-check coding scheme may be used instead. In this paper, we propose a two-level hierarchical scheme. It arranges the data sequence into two data levels, according to the probabilities of the first dominant and the second dominant error events. We choose the new single-bit PC code, denoted by , to protect the first data level, since it can detect the event . The single-bit even PC code, denoted by , is used to protect the second data level, since it can detect most of the remaining dominant error events. The overall code rate is given by (1) where and are the number of parity bits and data block length, respectively, for the th data levels, . Usually, and ; hence, the code rate loss introduced by the parity check for the second data level is very small. Therefore, using the hierarchical scheme, more of the dominant error events can be detected, without incurring much rate loss. While decoding, we first carry out error correction with . Subsequently, we compute the syndrome and carry out error correction with . Note that the two component codes are all single-bit PC codes. Compared with the multiple-bit PC codes, they are easier to be combined effectively with the modulation constraints, since they have less stringent PC constraint (i.e., parity bits). Furthermore, the associated encoding/decoding complexity is also lower than that of the constrained multiple-bit PC codes. The two-level hierarchical scheme could be extended to multilevel schemes.
III. POST-PROCESSING SCHEMES
The optimum full state trellis detection [1] for the paritycheck coded channel is usually computational very expensive. Therefore, in this work, we use the simple maximum likelihood (ML) based matched-filtering type post-processor as the decoder of the PC code, which corrects errors by assuming that only one error event is present in a codeword [1] . Compared with magnetic recording systems with constraint, the optical recording system has a more stringent constraint. This constraint has been taken into consideration in both the VD and post-processor. In particular, for post-processing, in addition to the parity-check constraint, the outputs of the matched filters are also examined for the constraint. The maximum output that satisfies both constraints is used to locate the corresponding error event.
The impact of error events that are split across the boundary of two codewords is an issue that is of much concern for error correction. In this work, we investigate this issue and propose a remedy. The probability that error events occur at the boundary is given by (2) where E is the set of error events at the detector output, and is the probability of selecting an admissible data sequence that supports a given error event of length [5] . The codeword is said to be admissible if , for , and if the erroneous word also satisfies the constraint. Here, is the probability that the detector input is closer to the input estimated using than it is to the signal estimated using the correct sequence [5] . The contribution of the boundary error events to the increase in bit-error rate (BER), compared to the performance of the ideal decoder [5] , can be computed as (3) where is the number of nonzero elements in . Computer simulations were carried out to verify the above analysis, and we found the theoretical calculations match the simulations very well.
To combat the impact of boundary error effect on the performance, a novel remedy scheme has been proposed. We divide each boundary error event into two parts: the leading part that lies at the end of the current data block, and the trailing part that lies in the beginning of the next data block. For example, if the error event length is 5, the leading part and the trailing part may last 4 bits at most. We note that the error patterns obtained by splitting the dominant error events in Table I are still in the list of error events given in this table. As described in Section II-A, by adding 3 or more parity bits, all these error events can be detected. Therefore, the parity check for each data block is still carried out from time index 1 to . For error correction, we realized that if we simply treat the leading part and the trailing part as two separate error events, the erroneous bits in the trailing part may affect the correction of the leading part, and vice versa. Therefore, during error correction, we extend the current data block by a few bits more (e.g., 4 bits). This helps to determine the type and position of the boundary error event. Moreover, whenever we find that the detected error event extends across the block boundary, the constraint needs to be checked through the extended data block, while the parity-check constraint is checked within the original data block. Based on this, the erroneous bits in the leading part are corrected. For the trailing part of the boundary event, since the leading part has already been corrected, we treat it as a separate error event and correct it in the next data block.
IV. SIMULATION RESULTS AND CONCLUSION
For a given PC code, the choice of a suitable codeword length is a compromise between the code rate loss and error correction power. In this work, we chose to use a codeword length of bits per parity bit. The corresponding code rate loss is 1.5%. We find that such a selection is effective, since the probabilities of the dominant error events of the system are far smaller than , and since the corresponding impact of rate loss on performance is found to be negligible. Along the same lines, we chose bits and bits for the proposed two-level hierarchical scheme.
From Fig. 1 , we observe that compared with the performance of the system without PC code (Curve 1), the conventional single-bit even parity check code (Curve 2) provides no performance gain at all, since it cannot detect the dominant error event .
The proposed new single-bit code (Curve 3) and the two-level hierarchical scheme (Curve 4) provide about 0.25 and 0.75 dB gain in performance, respectively, at . The performance of the two-level hierarchical scheme is superior to that of its two components codes, and is similar to that of the PC code with . The reason is that the two codes have similar error detection capabilities, they provide similar amount of side information to the post-processor (with a syndrome of length 2), and meanwhile they have similar code rate loss. 1 The PC codes with (Curve 5) and (Curve 6) achieve larger performance gains, since they can detect all the dominant error events listed in Table I and provide more side information to the post-processor. The longer syndromes provided by these codes help to decrease the miscorrection of the post-processor. The 7-bit code with gains 1.2 dB, while it lags 0.5 dB behind the performance bound (Curve 8). The bound corresponds to the case when all the dominant error events listed in Table I can be corrected, and is calculated analytically using [5] . The 9-bit code (Curve 7) does not provide significant performance gain over the 7-bit code. This is due to the occurrence of multiple error events per codeword of length , which is beyond the correction capability of the post-processor. In addition, all the performances with PC codes are obtained using the proposed remedy scheme. It brings around 0.2 dB gain over the performances without remedy, which are not shown here for the sake of simplicity.
At , observe that compared with the results at nominal density, the performance gains are modest for most of the codes. On the other hand, the performance gaps of these codes from the corresponding bound are also reduced. In Fig. 2 , the PC code with achieves the best performance of 0.7 dB better than the case without PC code. It lags behind the bound by around 0.1 dB. The rather modest performance gains observed at high density is because there are more nondominant error events at than at . These nondominant error events are long error events with small probabilities; mostly are consecutive minimum distance transitions (i.e., ). To detect them, more parity bits are needed, or the underlying data patterns must be avoided by means of a suitable code constraint. They are also difficult to correct, since miscorrection of these long events will introduce many more errors. 
